Manuale per l’uso Cypress CY7C1471V33

32 pagine 1.15 mb
Scarica

Vai alla pagina of 32

Summary
  • Cypress CY7C1471V33 - page 1

    72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL™ Architecture CY7C1471V33 CY7C1473V33 CY7C1475V33 Cypress Semiconductor Corpora tion • 198 Champion Court • San J ose , CA 95134-1709 • 408-943-2600 Document #: 38-05288 Rev . *J Revised July 04, 2007 Features • No Bus Latency™ (NoBL™) architecture eliminates dead cycles be ...

  • Cypress CY7C1471V33 - page 2

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 2 of 32 Logic Block Diagram – CY7C1471V33 (2 M x 36) Logic Block Diagram – CY7C1473V33 (4 M x 18) C MODE BW A BW B WE CE1 CE2 CE3 OE READ LOGIC DQs DQP A DQP B DQP C DQP D MEMORY ARRAY E INPUT REGISTER BW C BW D ADDRESS REGISTER WRITE REGISTRY AND DATA COHERENCY CONTROL LOGI ...

  • Cypress CY7C1471V33 - page 3

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 3 of 32 Logic Block Diagram – CY7C1475V33 (1 M x 72) A0, A1, A C MODE CE1 CE2 CE3 OE READ LOGIC DQ s DQ Pa DQ Pb DQ Pc DQ Pd DQ Pe DQ Pf DQ Pg DQ Ph D A T A S T E E R I N G O U T P U T B U F F E R S MEMORY ARRAY E E INPUT REGISTER 0 ADDRESS REGISTER 0 WRITE ADDRESS REGISTER 1 ...

  • Cypress CY7C1471V33 - page 4

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 4 of 32 Pin Configurations 100-Pin TQFP Pinout A A A A A1 A0 NC/288M NC/144M V SS V DD A A A A A A DQP B DQ B DQ B V DDQ V SS DQ B DQ B DQ B DQ B V SS V DDQ DQ B DQ B V SS NC V DD DQ A DQ A V DDQ V SS DQ A DQ A DQ A DQ A V SS V DDQ DQ A DQ A DQP A DQP C DQ C DQ C V DDQ V SS DQ C ...

  • Cypress CY7C1471V33 - page 5

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 5 of 32 Pin Configurations (continued) 100-Pin TQFP Pin out A A A A A1 A0 NC/288M NC/144M V SS V DD A A A A A A A NC NC V DDQ V SS NC DQP A DQ A DQ A V SS V DDQ DQ A DQ A V SS NC V DD DQ A DQ A V DDQ V SS DQ A DQ A NC NC V SS V DDQ NC NC NC NC NC NC V DDQ V SS NC NC DQ B DQ B V ...

  • Cypress CY7C1471V33 - page 6

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 6 of 32 Pin Configurations (continued) 165-Ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1471V33 (2M x 36) CY7C1473V33 (4M x 18) 234 567 1 A B C D E F G H J K L M N P R TDO NC/576M NC/1G DQP C DQ C DQP D NC DQ D CE 1 BW B CE 3 BW C CEN A CE2 DQ C DQ D DQ D MODE NC DQ C DQ C DQ D DQ D ...

  • Cypress CY7C1471V33 - page 7

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 7 of 32 Pin Configurations (continued) CY7C1475V33 (1M × 72) A B C D E F G H J K L M N P R T U V W 12 3 4 567 8 9 1 1 10 DQg DQg DQg DQg DQg DQg DQg DQg DQc DQc DQc DQc NC DQPg DQh DQh DQh DQh DQd DQd DQd DQd DQPd DQPc DQc DQc DQc DQc NC DQh DQh DQh DQh DQPh DQd DQd DQd DQd DQb ...

  • Cypress CY7C1471V33 - page 8

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 8 of 32 Pin Definitions Name IO Description A 0 , A 1 , A Input- Synchronous Address Inputs used to select one of the address loca tions . Sampled at the rising edge of the CLK. A [1:0] are fed to the two-bit burst counter . BW A , BW B , BW C , BW D , BW E , BW F , BW G , BW H ...

  • Cypress CY7C1471V33 - page 9

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 9 of 32 Functional Overview The CY7C1471V33, CY7 C1473V33, and CY7C1475 V33 are synchronous fl ow through burst SRAMs designed sp ecifically to eliminate wait states during write-read transitions. All synchronous inp uts pass through input registers controlled by the rising edge ...

  • Cypress CY7C1471V33 - page 10

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 10 of 32 The data written during the wr ite operati on is controlled by BW X signals. The CY7C147 1V33, CY7C1473V33 , and CY7C1475V33 provides Byte Write capability that is described in the “T ruth T able for Read/Write” on page 12 . The input WE with the selected BW X input ...

  • Cypress CY7C1471V33 - page 11

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 1 1 of 32 T ruth T able The truth table for CY7C1471V33, CY7C1473V33, CY7C 1475V33 follows. [2, 3, 4, 5, 6, 7, 8] Operation Address Used CE 1 CE 2 CE 3 ZZ ADV/LD WE BW X OE CEN CLK DQ Deselect Cycle None H X X L L X X X L L->H T ri-S tate Deselect Cycle None X X H L L X X X L ...

  • Cypress CY7C1471V33 - page 12

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 12 of 32 T ruth T able for Read/Write The read-write truth table for CY7C1471V33 follows. [2, 3, 9] Function WE BW A BW B BW C BW D Read H X X X X W r i t e N o b y t e s w r i t t e n L HHHH Wri t e B yt e A – (D Q A and DQP A ) L L HHH Write Byte B – (DQ B an d DQP B )L H ...

  • Cypress CY7C1471V33 - page 13

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 13 of 32 IEEE 1 149.1 Serial Boundary Scan (JT AG) The CY7C1471V33, CY7C1 473V33, and CY7C147 5V33 incorporate a serial bo undary scan test access p ort (T AP). This port operates in accordance with IEEE S tandard 1 149.1-1990 but does not have the set of functions requ ired for ...

  • Cypress CY7C1471V33 - page 14

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 14 of 32 TA P R e g i s t e r s Registers are connected betwe en the TDI and TDO ball s and enable data to be scanned into and out of the SRAM test circuitry . Only one registe r can be selected at a time thro ugh the instruction register . Data is serially loaded into the TDI b ...

  • Cypress CY7C1471V33 - page 15

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 15 of 32 signal while in tran sition (metastable state). This does not harm the device, but there i s no guarantee as to the value that is captured. Repeatable results may not be possible. T o guarantee that the bound ary scan register captures the correct value of a signal, the ...

  • Cypress CY7C1471V33 - page 16

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 16 of 32 T AP AC Switching Characteristics Over the Operatin g Range [10, 1 1 ] Parameter Description Min Max Unit Clock t TCYC TCK Clock Cycle T ime 50 ns t TF TCK Clock Frequency 20 MHz t TH TCK Clock HIGH time 20 ns t TL TCK Clock LOW time 20 ns Output Times t TDOV TCK Clock ...

  • Cypress CY7C1471V33 - page 17

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 17 of 32 3.3V T AP AC T est Conditions Input pulse levels ....................... .............. ........... V SS to 3.3V Input rise and fall times ......... ........ .............. ........... ......... 1 ns Input timing referenc e levels .................... .............. ... ...

  • Cypress CY7C1471V33 - page 18

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 18 of 32 Identification Register Definitions Instruction Field CY7C1471V33 (2Mx36) CY7C1473V33 (4Mx18) CY7C1475V33 (1Mx72) Description Revision Number (31:29) 000 000 000 Describes the version number Device Depth (28:24) [13] 0101 1 0101 1 0101 1 Reserved fo r internal use Archi ...

  • Cypress CY7C1471V33 - page 19

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 19 of 32 Boundary Scan Exit Order (2M x 36) Bit # 165-Ball ID Bit # 165-Ball ID Bit # 165-Ball ID Bit # 165-Ball ID 1C 1 2 1 R 3 4 1 J 1 1 6 1 B 7 2 D1 22 P2 42 K10 62 B6 3 E 1 23 R4 43 J10 63 A6 4D 2 2 4 P 6 4 4 H 1 1 6 4 B 5 5E 2 2 5 R 6 4 5 G 1 1 6 5 A 5 6F 1 2 6 R 8 4 6 F 1 ...

  • Cypress CY7C1471V33 - page 20

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 20 of 32 Boundary Scan Exit Order (1M x 72) Bit # 209-Ball ID Bit # 209-Ball ID Bit # 209-Ball ID Bit # 209-Ball ID 1 A1 29 T1 57 U10 85 B1 1 2A 2 3 0 T 2 5 8T 1 1 8 6 B 1 0 3B 1 3 1 U 1 5 9 T 1 0 8 7 A 1 1 4B 2 3 2 U 2 6 0 R 1 1 8 8 A 1 0 5 C 1 33 V1 61 R10 89 A7 6C 2 3 4 V 2 6 ...

  • Cypress CY7C1471V33 - page 21

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 21 of 32 Maximum Ratings Exceeding maximum rati ngs may impair the useful life of the device. These user guid elines are not tested. S torage T emperature ........... .............. ........ –65 ° C to +150 ° C Ambient T emperature with Power Applied ....................... ...

  • Cypress CY7C1471V33 - page 22

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 22 of 32 Cap acitance T ested initially and after any design or process change that may affect these parameters. Parameter Description T est Condit ions 100 TQFP Package 165 FBGA Package 209 BGA Package Unit C ADDRESS Address Input Capacitance T A = 25 ° C, f = 1 MHz, V DD = 3. ...

  • Cypress CY7C1471V33 - page 23

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 23 of 32 Switching Characteristics Over the Operating Range. Unless other wise noted in the following table, timi ng reference level is 1.5V when V DD Q = 3.3V and is 1.25V when V DDQ = 2.5V . T est conditions shown in (a) of “AC T est Loads and Waveforms” on p age 22 un les ...

  • Cypress CY7C1471V33 - page 24

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 24 of 32 Switching W aveforms Figure 1 shows read-write timing waveform. [20, 21, 22] Figure 1. Read/Write T iming WR I T E D(A 1) 123456789 CLK t CY C t CL t CH 10 CE t CE H t CE S WE CE N t C ENH t CE N S BW X AD V/ L D t AH t AS AD D R E S S A1 A2 A3 A4 A5 A6 A7 t DH t DS DQ ...

  • Cypress CY7C1471V33 - page 25

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 25 of 32 Figure 2 shows NOP , ST ALL and DESELECT Cycles waveform. [20, 21, 23] Figure 2. NOP , ST ALL and DESELECT Cycles Switching W aveforms (continued) READ Q(A3) 456 789 1 0 A3 A4 A5 D(A4) 123 CLK CE WE CEN BW [A:D] ADV/LD ADDRESS DQ C OMMAND WRITE D(A4) STALL WRITE D(A1) R ...

  • Cypress CY7C1471V33 - page 26

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 26 of 32 Figure 3 shows ZZ Mode timing waveform. [24, 25] Figure 3. ZZ Mode Timing Switching W aveforms (continued) t ZZ I SUPPLY CLK ZZ t ZZR E C AL L I N P U T S ( e x ce p t ZZ) DO N’T CA R E I DDZ Z t ZZI t RZ Z I Ou t p ut s ( Q) Hig h- Z DES ELEC T or REA D O nly Notes 2 ...

  • Cypress CY7C1471V33 - page 27

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 27 of 32 Ordering Information Not all of the speed, package and temper ature ranges are avail able. Please c ontact your local sales representative or visit www .cypress.com for actual products of fered. Speed (MHz) Ordering Code Package Diagram Part and Package T ype Operating ...

  • Cypress CY7C1471V33 - page 28

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 28 of 32 Package Diagrams Figure 4. 100-Pin Thin Plastic Quad Fl atpack (14 x 20 x 1.4 mm), 51-8 5050 NOTE: 1. JEDEC STD REF MS-026 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE 3. DIME ...

  • Cypress CY7C1471V33 - page 29

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 29 of 32 Figure 5. 165-Ball FBGA (15 x 17 x 1.4 mm), 51-85165 Package Diagrams (continued) A 1 PIN 1 CORNER 17.00±0.10 15.00±0.10 7.00 1.00 Ø0.45±0.05(165X) Ø0.25 M C A B Ø0.05 M C B A 0.15(4X) 0.35 1.40 MAX. SEATING PLANE 0.53±0.05 0.25 C 0.15 C PIN 1 CORNER TOP VIEW BOT ...

  • Cypress CY7C1471V33 - page 30

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 30 of 32 © Cypress Semico nductor Corpor ation, 2002- 2007. The inform ation contai ned herein is sub ject to change wi thout notice. Cypr ess S emiconduct or Corporation a ssumes no responsi bility for the use of any circuitr y other than circui try embodied in a Cy press prod ...

  • Cypress CY7C1471V33 - page 31

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 31 of 32 Document History Page Document Title: CY7C1471V33/CY7C1473V 33/CY7C1475V33, 72-Mb it (2M x 36/4M x 18/1 M x 72) Flow-Throug h SRAM with NoBL™ Architecture Document Number: 38-05288 REV . ECN NO. Issue Date Orig. of Change Description of Change ** 1 14675 08/06/02 PKS ...

  • Cypress CY7C1471V33 - page 32

    CY7C1471V33 CY7C1473V33 CY7C1475V33 Document #: 38-05288 Rev . *J Page 32 of 32 *I 4723 35 See ECN VKN Corrected the typo in the p in configuration for 209-Ball FBGA pi nout (Corrected the ba ll name for H9 to V SS from V SSQ ). Added the Maximum Rating for Supply V oltage on V DDQ Relative to GND. Changed t TH , t TL from 25 ns to 20 ns a nd t TDO ...

Fabbricante Cypress Categoria Computer Hardware

I documenti che otteniamo dal fabbricante del dispositivoCypress CY7C1471V33 possono essere suddivisi in diversi gruppi. Questi sono tra gli altri:
- disegni tecnici Cypress
- manuali per l’uso CY7C1471V33
- schede prodotto Cypress
- opuscoli
- o etichette energetiche Cypress CY7C1471V33
Tutti sono importanti, ma le informazioni più importanti dal punto di vista di utilizzo del dispositivo possono essere trovate nel manuale per l’uso Cypress CY7C1471V33.

Un gruppo di documenti denominato manuali per l’uso, è anche suddiviso in tipi più specifici, come: Manuali di installazione Cypress CY7C1471V33, manuali di manutenzione, brevi manuali o manuali utente Cypress CY7C1471V33. A seconda delle esigenze, si dovrebbe cercare il documento necessario. Nel nostro sito web, puoi visualizzare il manuale più popolare per l'uso del prodotto Cypress CY7C1471V33.

Manuali per l’uso simili

Manuale completo del dispositivo Cypress CY7C1471V33, come deve essere?
Il manuale per l’uso, denominato anche istruzioni per l’uso, o semplicemente il manuale è un documento tecnico progettato per aiutare ad utilizzare Cypress CY7C1471V33 dagli utenti. I manuali sono di solito scritti da uno scrittore tecnico, ma in un linguaggio accessibile a tutti gli utenti Cypress CY7C1471V33.

Il manuale per l’uso completo Cypress, dovrebbe includere vari elementi di base. Alcuni di loro sono meno importanti, come ad esempio: copertina / pagina del titolo o pagina di autore. Tuttavia, la parte rimanente, dovrebbe fornire informazioni importanti dal punto di vista dell'utente.

1. Introduzione e la guida su come utilizzare il manuale Cypress CY7C1471V33 - All'inizio di ogni manuale, dovremmo trovare indizi su come utilizzare il documento. Dovrebbe contenere informazioni sulla posizione dell’indice Cypress CY7C1471V33, FAQ o i problemi più comuni : i punti che sono più spesso cercati dagli utenti di ogni manuale
2. Indice - elenco di tutti i suggerimenti per Cypress CY7C1471V33 che possono essere trovati nel documento corrente
3. Suggerimenti su come utilizzare le funzioni di base del dispositivo Cypress CY7C1471V33 - che ci dovrebbe aiutare nei primi passi durante l'uso Cypress CY7C1471V33
4. Troubleshooting - sequenza sistematica delle attività che vi aiuterà a diagnosticare e, successivamente, risolvere i problemi più importanti del Cypress CY7C1471V33
5. FAQ - domande più frequenti
6. Dettagli di contatto Informazioni su dove cercare il contatto con il fabbricante / servizio Cypress CY7C1471V33 in un dato paese, se il problema non può essere risolto da noi stessi.

Hai una domanda su Cypress CY7C1471V33?

Utilizza il modulo sottostante

Se non hai risolto il problema con Cypress CY7C1471V33 con l'aiuto del manuale che hai trovato, fai una domanda utilizzando il modulo sottostante. Se un utente ha avuto un problema simile con Cypress CY7C1471V33 è probabile che voglia condividere il modo di risolverlo.

Riscrivi il testo dall’immagine

Commenti (0)