-
Fujitsu 15F74UV - page 1
DS04-21381-1E FUJITSU SEMICONDUCT OR DA T A S H E E T ASSP Dual S erial Input PLL Frequenc y Synthesiz er MB15F74UV ■ ■ ■ ■ DESCRIPTION The Fujitsu MB15F74UV is a serial input Phase Lock ed Loop (PLL) frequency synthesiz er with a 4000 MHz and a 2000 MHz prescalers. A 64/65 or a 128/129 f or the 4000 MHz prescaler, and a 32/33 or a 64/65 f ...
-
Fujitsu 15F74UV - page 2
MB15F74UV 2 (Continued) • Direct pow er saving function : P ower supply current in po wer sa ving mode T yp 0.1 µ A (V CC = 3.0 V, T a = + 25 ° C at 1 system) Max 10 µ A (V CC = 3.0 V at 1 system) • Software selectab le charge pump current : 1.5 mA/6.0 mA T yp • Dual modulus prescaler : 4000 MHz prescaler (64/65 or128/129) /2000 MHz presca ...
-
Fujitsu 15F74UV - page 3
MB15F74UV 3 ■ ■ ■ ■ PIN DESCRIPTION Pin no. Pin name I/O Descriptions 1G N D Ground pin for OSC input buffer and the shift register circuit. 2f i n IF I Prescaler input pin for the IF-PLL. Connection to an external VCO should be AC coupling. 3X f i n IF I Prescaler complimentary input for the IF-PLL section. This pin should be grounded ...
-
Fujitsu 15F74UV - page 4
MB15F74UV 4 ■ ■ ■ ■ BLOCK DIA GRAM (10) Clock Data LE PS RF Xfin RF fin RF OSC IN fin IF PS IF V CCIF GND IF fp IF Do IF LD IF T1 T2 T1 T2 FC RF SW RF LDS Do RF OR LD / fout LD fr IF fr RF fp IF fp RF fr IF fr RF fp RF C N 1 C N 2 AND V CCRF GND RF (18) ( ) (9) (16) (17) (11) (12) (8) (6) (4) (5) (2) (7) (14) GND (1) (15) 13 Xfin IF (3) Int ...
-
Fujitsu 15F74UV - page 5
MB15F74UV 5 ■ ■ ■ ■ ABSOLUTE MAXIMUM RA TINGS W ARNING: Semiconductor de vices can be per manently damaged b y application of stress (voltage, current, temperature , etc.) in e xcess of absolute maximum ratings. Do not e xceed these ratings. ■ ■ ■ ■ RECOMMENDED OPERA TING CONDITIONS Note : • V CCRF and V CCIF must supply equal v o ...
-
Fujitsu 15F74UV - page 6
MB15F74UV 6 * ■ ■ ■ ■ ELECTRICAL CHARA CTERISTICS (V CC = 2.7 V to 3.6 V, T a = − 40 ° C to + 85 ° C) (Continued) P arameter Symbol Condition Va l u e Unit Min T yp Max Power supply current I CCIF * 1 fin IF = 2000 MHz V CCIF = 3.0 V 2.1 2.5 3.2 mA I CCRF * 1 fin RF = 2500 MHz V CCRF = 3.0 V 5.7 6.5 8.4 mA Power saving current I PSIF PS ...
-
Fujitsu 15F74UV - page 7
MB15F74UV 7 (Continued) (V CC = 2.7 V to 3.6 V, T a = − 40 ° C to + 85 ° C) *1 : Conditions ; f osc = 12.8 MHz, T a = + 25 ° C, SW = “0” in locking state. *2 : V CCIF = V CCRF = 3.0 V, f osc = 12.8 MHz, T a = + 25 ° C, in power sa ving mode. PS IF = PS RF = GND V IH = V CC , V IL = GND (at CLK, Data, LE) *3 : A C coupling. 1000 pF capacit ...
-
Fujitsu 15F74UV - page 8
MB15F74UV 8 ■ ■ ■ ■ FUNCTIONAL DESCRIPTION 1. Pulse swallo w function f VCO = [ (P × N) + A] × f OSC ÷ R f VCO : Output frequency of e xter nal voltage controlled oscillator (VCO) P : Preset divide ratio of dual modulus prescaler (32 or 64 f or IF-PLL, 64or 128 for RF-PLL) N : Preset divide ratio of binary 11-bit programmab le counter (3 ...
-
Fujitsu 15F74UV - page 9
MB15F74UV 9 (2) Data setting • Binar y 14 - bit Programmab le Ref erence Counter Data Setting Note : Divide ratio less than 3 is prohibited. • Binar y 11 - bit Programmab le Counter Data Setting Note : Divide ratio less than 3 is prohibited • Binar y 7 - bit Swallow Counter Data Setting D i v i d e r a t i o R 1 4 R 1 3 R 1 2 R 1 1 R 1 0 R 9R ...
-
Fujitsu 15F74UV - page 10
MB15F74UV 10 • Prescaler Data Setting • Charge Pump Current Setting • LD / f out output Selectable Bit Setting • Phase Comparator Phase Switching Data Setting Z : High-impedance Depending upon the VCO and LPF polarity, FC bit should be set. Divide ratio SW = = = = “1” SW = = = = “0” Prescaler divide ratio IF-PLL 32/33 64/65 Prescale ...
-
Fujitsu 15F74UV - page 11
MB15F74UV 11 3. P ower Sa ving Mode (Intermittent Mode Control Cir cuit) The inter mittent mode control circuit reduces the PLL pow er consumption. By setting the PS pin low, the de vice enters into the pow er saving mode, reducing the current consumption. See the Electrical Characteristics char t for the specific v alue. The phase detector output, ...
-
Fujitsu 15F74UV - page 12
MB15F74UV 12 4. Serial Data Data Input Timing Divide ratio is perf or med through a ser ial interf ace using the Data pin, Clock pin, and LE pin. Setting data is read into the shift register at the rise of the Clock signal, and transf erred to a latch at the rise of the LE signal. The f ollowing diagram sho ws the data input timing. LSB MSB Clock D ...
-
Fujitsu 15F74UV - page 13
MB15F74UV 13 ■ ■ ■ ■ PHASE COMP ARA T OR OUTPUT W A VEFORM • LD Output Logic Notes : • Phase error detection range = − 2 π to + 2 π • Pulses on Do IF/RF signals during locking state are output to pre vent dead z one. • LD output becomes low when phase error is t WU or more . • LD output becomes high when phase error is t WL or ...
-
Fujitsu 15F74UV - page 14
MB15F74UV 14 ■ ■ ■ ■ TEST CIRCUIT (f or Measuring Input Sensitivity fin/OSC IN ) LD/ fout Do IF V CCIF 1000 pF 0.1 µ F 0.1 µ F PS IF GND IF fin IF Xfin IF GND OSC IN Do RF V CCRF PS RF GND RF Xfin RF fin RF LE Data Clock S.G. S.G. S.G. 1000 pF 50 Ω 1000 pF 50 Ω 1000 pF 50 Ω 10 9 8 7 6 5 4 3 2 1 11 12 13 14 15 16 17 18 MB15F74UV 1000 ...
-
Fujitsu 15F74UV - page 15
MB15F74UV 15 ■ ■ ■ ■ TYPICAL CHARA CTERISTICS 1. fin input sensitivity 10 1500 2000 2500 3000 3500 4000 4500 5000 V CC = 2.7 V V CC = 3.0 V V CC = 3.6 V SPEC 0 − 10 − 20 − 30 − 40 − 50 Pfin RF [dBm] fin RF [MHz] Ta = +25 C Catalog guaranteed range 10 0 500 1000 1500 2000 2500 3000 V CC = 2.7 V V CC = 3.0 V V CC = 3.6 V SPEC 0 − ...
-
Fujitsu 15F74UV - page 16
MB15F74UV 16 2. OSC IN input sensitivity 10 0 20 40 80 100 140 160 V CC = 2.7 V V CC = 3.0 V V CC = 3.6 V SPEC 0 − 10 − 20 − 30 − 40 − 50 60 120 Catalog guaranteed range Input sensitivity vs. Input frequency Input frequency f OSC (MHz) Input sensitivity V OSC (dBm) ...
-
Fujitsu 15F74UV - page 17
MB15F74UV 17 3. RF/IF-PLL Do output current • 1.5 mA mode • 6.0 mA mode 2.50 0.50 − 2.50 1.0 3.0 0.0 2.0 0.5 2.5 1.5 2.00 − 1.00 1.50 − 1.50 1.00 − 2.00 0.00 − 0.50 V CC = 2.7 V, Ta = +25 C Charge pump output current I DO (mA) I DO − V DO Charge pump output voltage V DO (V) I DO − V DO Charge pump output current I DO (mA) Charge p ...
-
Fujitsu 15F74UV - page 18
MB15F74UV 18 4. fin input impedance 494.28 Ω − 874.84 Ω 200 MHz 58.094 Ω − 216.47 Ω 1 GHz 39.773 Ω − 148 Ω 1.5 GHz 1 : 2 : 3 : START 100.000 000 MHz STOP 2 000.000 000 MHz − 102.92 Ω 2 000.000 000 MHz 4 : 30.266 Ω 1 2 3 4 773.21 fF 37.563 Ω − 109.96 Ω 2 GHz 26.125 Ω − 71.227 Ω 3 GHz 22.848 Ω − 54.025 Ω 3.5 ...
-
Fujitsu 15F74UV - page 19
MB15F74UV 19 5. OSC IN input impedance OSC IN input impedance 2.25 k Ω − 2.2373 k Ω 10 MHz 881.62 Ω − 1.8299 k Ω 20 MHz 448.75 Ω − 1.353 k Ω 30 MHz 1 : 2 : 3 : START 3.000 000 MHz STOP 40.000 000 MHz 4 : 278.69 Ω− 1.0537 k Ω 40.000 000 MHz 1 2 3 4 3.7761 pF ...
-
Fujitsu 15F74UV - page 20
MB15F74UV 20 ■ ■ ■ ■ REFERENCE INFORMA TION ( for Lock - up Time , Phase Noise and Reference Leakage ) (Continued) Test Circuit S.G. OSC IN fin Do LPF VCO Spectrum Analyzer 7.5 k Ω 1.6 k Ω 0.1 F 0.01 F 3300 pF V CC = 3.0 V Ta = + 25 ° C CP : 6 mA mode f VCO = 2113.6 MHz K V = 50 MHz/V fr = 50 kHz f OSC = 19.2 MHz LPF To VCO • PLL Ref ...
-
Fujitsu 15F74UV - page 21
MB15F74UV 21 (Continued) 2.173604000 GHz 2.173600000 GHz 2.173596000 GHz 4.500 ms 2.000 ms A Mkr x: 439.99764 µ s y: 50.0009 MHz -500 µ s 500 µ s/div 2.113604000 GHz 2.113600000 GHz 2.113596000 GHz 2.000 ms A Mkr x: 400.00146 µ s y: − 50.0013 MHz 4.500 ms -500 µ s 500 µ s/div PLL Lock Up time 2113.6 MHz → 2173.6 MHz within ± 1 kHz L ch ? ...
-
Fujitsu 15F74UV - page 22
MB15F74UV 22 ■ ■ ■ ■ APPLICA TION EXAMPLE LD/ fout Do IF V CCIF 1000 pF 0.1 µ F 0.1 µ F PS IF GND IF fin IF Xfin IF GND OSC IN Do RF V CCRF PS RF GND RF Xfin RF fin RF LE Data Clock 1000 pF 1000 pF 1000 pF 10 9 8 7 6 5 4 3 2 1 11 12 13 14 15 16 17 18 MB15F74UV 1000 pF V CCRF Lock Detect OUTPUT VCO LPF VCO LPF OUTPUT TCXO V CCIF Controller ...
-
Fujitsu 15F74UV - page 23
MB15F74UV 23 ■ ■ ■ ■ USA GE PRECA UTIONS (1) V CCRF and V CCIF must be equal v oltage. Ev en if either RF-PLL or IF-PLL is not used, power must be supplied to V CCRF and V CCIF to k e ep them equal. It is recommended that the non-use PLL is controlled by po wer saving function. (2) T o protect against damage by electrostatic discharge, note ...
-
Fujitsu 15F74UV - page 24
MB15F74UV 24 ■ ■ ■ ■ P A CKA GE DIMENSION 18-pin plastic BCC (LCC-18P-M05) Dimensions in mm ( inches ) Note : The values in parentheses are reference values. C 2003 FUJITSU LIMITED C18058S-c-1-1 0.05(.002) 1 2.70 ± 0.10 2.40 ± 0.10 (.094 ± .004) 0.45 ± 0.05 0.075 ± 0.025 (.003 ± .001) (.018 ± .002) (Stand off) 0.45(.018) TYP. 2.31(.0 ...
-
Fujitsu 15F74UV - page 25
MB15F74UV FUJITSU LIMITED All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference ...
Fujitsu 15F74UVについてご質問がありますか？
次のフォームを使用してください
見つけた説明書を読んでもFujitsu 15F74UVの問題を解決できない場合、下記のフォームを使用して質問をしましょう。ユーザーのどなたかがFujitsu 15F74UVで同様の問題を抱えていた場合、その解決方法を共有したいと考えるかもしれません。