-
Xilinx v1.00a - page 1
DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 1 © 2007 Xilinx, Inc. All rights reserved. All Xili nx trademarks , registered tradema rks, patents, and disclaime rs are as listed a t http://www .xilinx.com/legal.htm . P owerPC is a trademark of IBM, Inc. Al l other trademarks are t he property of their respectiv e owners. Al ...
-
Xilinx v1.00a - page 2
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 2 R ChipScope PLB46 IB A I/O Signals Ta b l e 1 : IB A_PLBv46 Pin Descriptions P or t MU Signal Name In terface I/O Description P1 CONTROL ICON I/O Icon control bus IO P2 PLB_Clk System I System Clock P3 MU_1C iba_tri gin_in GENERIC I ...
-
Xilinx v1.00a - page 3
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 3 R P34 MU_2C PLB_T Attribute[0:15] Sla ve I PLB T ransf er Attribut e Address P35 MU_ 3A PLB_ABus[0:31] Slav e I PLB address bus, low er 32 bits P36 MU_ 3B PLB_U ABus[0:31] Slav e I PLB address bus, upper 32 bits Data P37 MU_4 PLB_wr ...
-
Xilinx v1.00a - page 4
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 4 R The IBA_PLBv46 port s listed in Ta b l e 1 connect t o the PLBv46 bu s. The core divides re lated por ts into 13 match unit groups (MUs) as sh own in the second column of the tab le. Each ma tch unit group can connect to a t rigge ...
-
Xilinx v1.00a - page 5
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 5 R a user to lo ok for multiple occurre nces of the match ev ent. This counter width is controllab le through the C_MU_xx_CNT_W parameter (xx is a place holder f or 1-13). When this par ameter is set to 0 only 1 occurrence is counted ...
-
Xilinx v1.00a - page 6
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 6 R G8 PLB Address Bus Width C_PLBV46_A WIDTH 32 32 Integer G9 PLB Data Bus Width C_PLBV46_D WIDTH 32,64,128 64 Integer IB A Storage Options and T rig Out G10 Number of data samples captured for e very trigger match. Note that the ran ...
-
Xilinx v1.00a - page 7
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 7 R G30 0=basic, 1=basic w/ edges, 2=extended, 3= e xtende d w/edges, 4=range, 5=range w/edges C_MU_3_TYPE_ADDR 0, 1,2,3,4, 5 0 Integer G31 Match unit counter width. 0 means do not use C_MU_3_CNT_W_ADDR 0,1-32 0 In teger G32 1=Enable ...
-
Xilinx v1.00a - page 8
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 8 R G46 1=Enable storing MU 6 signals in the data sample storage buffer . 0=Disable C_USE_MU_6A_SL V_CTL or C_USE_MU_6B_SL V_SZ_W ADDR must be 1 in order to store. C_MU_6_EN_STORE_SL V_ CTL_BUS 0,1 1 Integer Slave Busy Status G47 USE ...
-
Xilinx v1.00a - page 9
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 9 R Ta b l e 2 lists the IBA PLBv46 par ameterized f eatures . These para meters cont rol the ports that are attached to the IBA trigger and storage units . They also are used to configure the stor age and match unit options a v ailab ...
-
Xilinx v1.00a - page 10
ChipScope PLBv46 IBA (Bus Analyzer) ( v1.00a) DS619 (v1.0) September 17, 2007 www .xilinx.com Product Specification 10 R assigned f or this match group . When multiple match units are a v ailable , sequences of a match unit g roup can be detected. F or e x ample , in MU_2, a trigger sequence co uld be created to look f or PLB_P A V alid=1 follo wed ...
Xilinx v1.00aについてご質問がありますか?
次のフォームを使用してください
見つけた説明書を読んでもXilinx v1.00aの問題を解決できない場合、下記のフォームを使用して質問をしましょう。ユーザーのどなたかがXilinx v1.00aで同様の問題を抱えていた場合、その解決方法を共有したいと考えるかもしれません。