-
Cypress CY7C1176V18 - page 1
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 18-Mbit QDR™-II+ SRAM 4-W ord Burst Architecture (2.5 Cycle Read Latency) Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 001-06582 Rev . *D Revised March 06, 2008 Features ■ Separate independent read and write data por ...
-
Cypress CY7C1176V18 - page 2
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 2 of 29 Logic Block Diagram (CY7C1 161V18) Logic Block Diagram (CY7C1 176V18) 512K x 8 Array CLK A (18:0) Gen. K K Control Logic Address Register D [7:0] Read Add. Decode Read Data Reg. RPS WPS Q [7:0] Control Logic Address Register Reg. Reg. Reg. 16 19 8 ...
-
Cypress CY7C1176V18 - page 3
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 3 of 29 Logic Block Diagram (CY7C1 163V18) Logic Block Diagram (CY7C1 165V18) 256K x 18 Array CLK A (17:0) Gen. K K Control Logic Address Register D [17:0] Read Add. Decode Read Data Reg. RPS WPS Q [17:0] Control Logic Address Register Reg. Reg. Reg. 36 1 ...
-
Cypress CY7C1176V18 - page 4
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 4 of 29 Pin Configurations CY7C1 161V18 (2M x 8 ) 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout 23 4 5 6 7 1 A B C D E F G H J K L M N P R A CQ NC NC NC NC DOFF NC NC/72M A NWS 1 K WPS NC/144M NC NC NC NC NC TDO NC NC D5 NC NC NC TCK NC NC A NC/288M K NWS 0 V S ...
-
Cypress CY7C1176V18 - page 5
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 5 of 29 Pin Configurations (continued) CY7C1 163V18 (1M x 18) 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout 23 4 56 7 1 A B C D E F G H J K L M N P R A CQ NC NC NC NC DOFF NC NC/144M NC/36M BWS 1 K WPS NC/288M Q9 D9 NC NC NC TDO NC NC D13 NC NC NC TCK NC D10 A ...
-
Cypress CY7C1176V18 - page 6
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 6 of 29 Pin Definitions Pin Name IO Pin Description D [x:0] Input- Synchronous Data Input Signals . Sampled on the rising edge of K and K clocks during valid write operations. CY7C1 161V18 − D [7:0] CY7C1 176V18 − D [8:0] CY7C1 163V18 − D [17:0] CY7 ...
-
Cypress CY7C1176V18 - page 7
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 7 of 29 CQ Echo Clock Synchr onous Echo Clo ck Outputs . This is a free running clock and is synchronized to the input clock (K ) of the QDR-II+. The timings fo r the echo clocks are shown in “Switching Characteristics” on page 23. ZQ Input Output Imp ...
-
Cypress CY7C1176V18 - page 8
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 8 of 29 Functional Overview The CY7C1 161V18, CY7C1 1 76V18, CY7C1 163V18, and CY7C1 165V18 are synch ronous pipelined burst SRAMs equipped with both a read port and a write po rt. The read port is dedicated to read op erations and the write port is dedic ...
-
Cypress CY7C1176V18 - page 9
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 9 of 29 Depth Exp ansio n The CY7C1 163V18 has a port select i nput for each port. This enables easy depth expansion. Both port selects are only sampled on the rising edge of t he positive input cl ock (K). Each port select input can deselect the specifie ...
-
Cypress CY7C1176V18 - page 10
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 10 of 29 Application Example Figure 1 shows four QDR-II+ u sed in an a pplication. Figure 1. Appl ic ation Example T ruth T able The truth table for the CY7C1 161V18, CY7C1 176V18, CY7C1 163V18, and CY7C1 165V18 follows. [3, 4, 5, 6, 7, 8] Operation K RPS ...
-
Cypress CY7C1176V18 - page 11
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 1 1 of 29 Writ e Cycle Descriptions The write cycle descriptions of CY 7C1 161V18 and CY7C1 163V18 follow . [3, 1 1] BWS 0 / NWS 0 BWS 1 / NWS 1 K K Comments L L L–H – During the data portion of a write sequence : CY7C1 161V1 8 − both nibbles (D [7: ...
-
Cypress CY7C1176V18 - page 12
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 12 of 29 The write cycle descriptions of CY7C1 165V18 follows. [3, 1 1] BWS 0 BWS 1 BWS 2 BWS 3 K K Comments LLLL L – H – D u r i n g t h e d a t a p o r t i o n o f a w r i t e s e q u e n c e , a l l f o u r b y t e s ( D [35:0] ) are written into t ...
-
Cypress CY7C1176V18 - page 13
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 13 of 29 IEEE 1 149.1 Serial Boundary Scan (JT AG) These SRAMs incorporate a serial boundary scan test access port (T AP) in the FBGA package. This part is fully comp liant with IEEE S tandard 1 149.1-2001. The T AP operates using JEDEC standard 1.8V IO l ...
-
Cypress CY7C1176V18 - page 14
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 14 of 29 IDCODE The IDCODE instruction causes a vendor-specific 32-bit code to be loaded into the instruction register . It also places the instruction register b etween th e TDI an d TDO p ins an d enable s the IDCODE to be shifted out of the device whe ...
-
Cypress CY7C1176V18 - page 15
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 15 of 29 T AP Controller S t ate Diagram Figure 2. T ap Controll er St ate Diagram [12] TEST -LOGIC RESET TEST -LOGIC/ IDLE SELECT DR-SCAN CAPTURE-DR SHIFT -DR EXIT1-DR P AUSE-DR EXIT2-DR UPDA TE-DR SELECT IR-SCAN CAPTURE-IR SHIFT -IR EXIT1-IR P AUSE-IR E ...
-
Cypress CY7C1176V18 - page 16
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 16 of 29 T AP Controller Block Diagram Figure 3. T a p Controller Block Diagram T AP Electrical Characteristics The T ap Electrical Characteristics t able over the operating range follows. [13, 14, 15] Parameter Descriptio n T est Conditions Min Max Unit ...
-
Cypress CY7C1176V18 - page 17
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 17 of 29 T AP AC Switchi ng Characteristics The T ap AC Switching Characteristi cs over the operating range follows. [16, 17] Parameter Descriptio n Min Max Unit t TCYC TCK Clock Cycle T ime 50 ns t TF TCK Clock Frequency 20 MHz t TH TCK Clock HIGH 20 ns ...
-
Cypress CY7C1176V18 - page 18
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 18 of 29 Identification Regi ster Definitions Instruction Field Va l u e Description CY7C1 161V18 CY7C1 176V18 CY7C1 163V18 CY7C 1 165V18 Revision Number (31:29) 000 000 000 000 V ersion numb er . Cypress Device ID (28:12) 1 10100 10001000101 1 1010010001 ...
-
Cypress CY7C1176V18 - page 19
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 19 of 29 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 27 1 1H 54 7B 81 3G 1 6 P 28 10G 55 6B 82 2G 26 N 2 9 9 G 5 6 6 A 8 3 1 J 3 7 P 30 1 1F 57 5B 84 2J 4 7N 31 1 1G 58 5A 85 3K 57 R 3 2 9 F 5 9 4 A 8 6 3 J 6 8R 33 10F ...
-
Cypress CY7C1176V18 - page 20
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 20 of 29 Power Up Sequence in QDR-II+ SRA During power up, when the DOF F is tied HIGH, the DLL gets locked after 2048 cycles of st ab le clock. QDR-II+ SRAMs must be powered up and initialized in a predefin ed manner to prevent undefined operations. Powe ...
-
Cypress CY7C1176V18 - page 21
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 21 of 29 Maximum Ratin gs Exceeding maximum ratings may impair the useful life of the device. User gui d el i ne s are not tested. S torage T emperature ............. .............. ..... –65°C to + 150°C Ambient T emp erature with Powe r Applied . ? ...
-
Cypress CY7C1176V18 - page 22
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 22 of 29 Cap acit ance T ested initiall y and after an y design or proc ess change that may affect these parameters. Parameter Descriptio n T est Conditions Max Unit C IN Input Capacitance T A = 25 ° C, f = 1 MHz, V DD = 1.8V V DDQ = 1.5V 5p F C CLK Cloc ...
-
Cypress CY7C1176V18 - page 23
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 23 of 29 Switching Characteristics Over the operating range [23, 24] Cypress Parameter Consortium Parameter Description 400 MHz 375 MHz 333 MHz 300 MHz Unit Min Max Min Max Min Max Min Max t POWER V DD (T ypical) to the First Access [25] 1–1–1– 1– ...
-
Cypress CY7C1176V18 - page 24
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 24 of 29 DLL Timing t KC V ar t KC V ar Clock Phase Jitter – 0.20 – 0.20 – 0.20 – 0.20 ns t KC lock t KC lock DLL Lock T ime (K) 2048 – 2048 – 2048 – 2048 – Cycles t KC Reset t KC Reset K S tatic to DLL Reset [30] 3 0–3 0–3 0–3 0– ...
-
Cypress CY7C1176V18 - page 25
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 25 of 29 Switching W aveforms Read/Write/Deselect Sequence Figure 6. W aveform for 2.5 Cycle Read L aten cy [31, 32, 33] t KH t KL t CYC t KHKH t t t t SA HA SC HC t HD t SC t HC A0 A1 A2 A3 t t SD HD t SD D1 1 D10 D12 D13 D30 D31 D32 D33 D A WPS RPS K K ...
-
Cypress CY7C1176V18 - page 26
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 26 of 29 Ordering Information Not all of the speed, package and tempera ture ranges are avai lab le. Contact your local sales representative or visit www .cypress.com for actual p roducts offered. Speed (MHz) Ordering Co de Package Diagram Package T y pe ...
-
Cypress CY7C1176V18 - page 27
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 27 of 29 333 CY7C1 161V18-333BZC 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Commercial CY7C1 176V18-333BZC CY7C1 163V18-333BZC CY7C1 165V18-333BZC CY7C1 161V18-333BZXC 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb ...
-
Cypress CY7C1176V18 - page 28
CY7C1 161V18, CY7C1 176V18 CY7C1 163V18, CY7C1 165V18 Document Number: 001-06582 Rev . *D Page 28 of 29 Package Diagram Figure 7. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-8 5180 A 1 PIN 1 CORNER 15.00±0.10 13.00±0.10 7.00 1.00 Ø0.50 (165X) Ø0.25 M C A B Ø0.05 M C B A 0.15(4X) 0.35±0.06 SEATING PLANE 0.53±0.05 0.25 C 0.15 C PIN 1 CORNER TOP VIEW ...
-
Cypress CY7C1176V18 - page 29
Document Number: 001-06582 Rev . *D Revised March 06, 2008 Page 29 of 29 QDR™ is a trademark of Cypress Semicond uctor Corp. QDR RAMs and Quad Data Rate RAMs comprise a new family of prod ucts developed by Cypress, IDT , NEC, Renesas, and Samsung. All product an d c ompany names ment ioned in this d ocument ar e t he trademar ks of their re spect ...
У вас вопрос, касающийся Cypress CY7C1176V18?
Воспользуйтесь формуляром, находящимся ниже
Если с помощью найденной инструкции Вы не решили свою проблему с Cypress CY7C1176V18, задайте вопрос, заполнив следующий формуляр. Если у какого то из пользователей была похожая проблема с Cypress CY7C1176V18 со всей вероятностью он захочет поделиться методом ее решения.